Block Diagram - Hitachi SH7750 Hardware Manual

Sh7750 series superh risc engine
Hide thumbs Also See for SH7750:
Table of Contents

Advertisement

16.1.2

Block Diagram

Figure 16.1 shows a block diagram of the SCIF.
SCFRDR2
(16-stage)
RxD2
SCRSR2
TxD2
SCK2
SCRSR2:
Receive shift register
SCFRDR2: Receive FIFO data register
SCTSR2:
Transmit shift register
SCFTDR2: Transmit FIFO data register
SCSMR2:
Serial mode register
SCSCR2:
Serial control register
Module data bus
SCSMR2
SCFTDR2
(16-stage)
SCLSR2
SCFDR2
SCFCR2
SCTSR2
SCFSR2
SCSCR2
SCSPTR2
Transmission/
reception
control
Parity generation
Parity check
SCFSR2:
SCBRR2:
SCSPTR2: Serial port register
SCFCR2:
SCFDR2:
SCLSR2:
Figure 16.1 Block Diagram of SCIF
SCBRR2
Baud rate
generator
Clock
External clock
SCIF
Serial status register
Bit rate register
FIFO control register
FIFO data count register
Line status register
Rev. 6.0, 07/02, page 659 of 986
Internal
data bus
Pφ/4
Pφ/16
Pφ/64
TXI
RXI
ERI
BRI

Advertisement

Table of Contents
loading

This manual is also suitable for:

Sh7750rSh7750s

Table of Contents