Hitachi SH7750 Hardware Manual page 473

Sh7750 series superh risc engine
Hide thumbs Also See for SH7750:
Table of Contents

Advertisement

that in figure 13.33 or 13.36. In RAS down mode, too, a PALL command is issued before a refresh
cycle or before bus release due to bus arbitration.
CKIO
Bank
Precharge-sel
Address
RD/
DQMn
D63–D0
(read)
CKE
DACKn
(SA: IO ← memory)
Note: For DACKn, an example is shown where CHCRn.AL (access level) = 0 for the DMAC.
Tr
Trw
Tc1
Tc2
Row
Row
Row
Figure 13.32 Burst Read Timing
Tc3 Tc4/Td1 Td2
H/L
c1
c1
c2
Rev. 6.0, 07/02, page 423 of 986
Td3
Td4
c3
c4

Advertisement

Table of Contents
loading

This manual is also suitable for:

Sh7750rSh7750s

Table of Contents