Figure 22.36 (A) Synchronous Dram Bus Cycle: Synchronous Dram Mode Register Setting (Pall) - Hitachi SH7750 Hardware Manual

Sh7750 series superh risc engine

Hide thumbs Also See for SH7750:

Table of Contents

Precharge-sel

Notes: IO: DACK device

SA: Single address DMA transfer

DA: Dual address DMA transfer

DACK set to active-high

Figure 22.36 (a) Synchronous DRAM Bus Cycle: Synchronous DRAM Mode Register

Rev. 6.0, 07/02, page 898 of 986

Setting (PALL)

Chapters

Table of Contents

Sh7750r Sh7750s