Pipelining; Pipelines - Hitachi SH7750 Hardware Manual

Sh7750 series superh risc engine

Hide thumbs Also See for SH7750:

Table of Contents

Section 8 Pipelining

The SH7750 Series is a 2-ILP (instruction-level-parallelism) superscalar pipelining

microprocessor. Instruction execution is pipelined, and two instructions can be executed in

parallel. The execution cycles depend on the implementation of a processor. Definitions in this

section may not be applicable to SH-4 Series models other than the SH7750 Series.

Figure 8.1 shows the basic pipelines. Normally, a pipeline consists of five or six stages: instruction

fetch (I), decode and register read (D), execution (EX/SX/F0/F1/F2/F3), data access (NA/MA),

and write-back (S/FS). An instruction is executed as a combination of basic pipelines. Figure 8.2

shows the instruction execution patterns.

Rev. 6.0, 07/02, page 193 of 986

Chapters

Table of Contents

Sh7750r Sh7750s