Pin Configuration; Table 16.1 Scif Pins - Hitachi SH7750 Hardware Manual

Sh7750 series superh risc engine
Hide thumbs Also See for SH7750:
Table of Contents

Advertisement

16.1.3

Pin Configuration

Table 16.1 shows the SCIF pin configuration.

Table 16.1 SCIF Pins

Pin Name
Serial clock pin
Receive data pin
Transmit data pin
Modem control pin
Modem control pin
Note: After a power-on reset, these pins function as mode input pins MD0, MD1, MD2, MD7, and
MD8. These pins can function as serial pins by setting the SCIF operation with the TE, RE,
and CKE1 bits in SCSCR2 and the MCE bit in SCFCR2. These pins are made to function
as serial pins by performing SCIF operation settings with the TE, RE, and CKE1 bits in
SCSCR2 and the MCE bit in SCFCR2. Break state transmission and detection can be set in
the SCIF's SCSPTR2 register.
Rev. 6.0, 07/02, page 660 of 986
Abbreviation
I/O
SCK2/MRESET
Input
MD2/RxD2
Input
MD1/TxD2
Output
CTS2
I/O
MD8/RTS2
I/O
Function
Clock input
Receive data input
Transmit data output
Transmission enabled
Transmission request

Advertisement

Table of Contents
loading

This manual is also suitable for:

Sh7750rSh7750s

Table of Contents