Table 95. Delay Bits Versus Adc Resolution - STMicroelectronics RM0365 Reference Manual

Advanced arm-based 32-bit mcus
Table of Contents

Advertisement

RM0365
Bits 11:8 DELAY: Delay between 2 sampling phases
Set and cleared by software. These bits are used in dual interleaved modes. Refer to
for the value of ADC resolution versus DELAY bits values.
Note: Software is allowed to write these bits only when the ADCs are disabled (ADCAL=0,
Bits 7:5 Reserved, must be kept at reset value.
Bits 4:0 DUAL[4:0]: Dual ADC mode selection
These bits are written by software to select the operating mode.
All the ADCs independent:
Note: Software is allowed to write these bits only when the ADCs are disabled (ADCAL=0,
DELAY bits
0000
0001
0010
0011
0100
0101
0110
0111
1000
1001
1010
1011
others
JADSTART=0, ADSTART=0, ADSTP=0, ADDIS=0 and ADEN=0).
00000: Independent mode
00001 to 01001: Dual mode, master and slave ADCs working together
00001: Combined regular simultaneous + injected simultaneous mode
00010: Combined regular simultaneous + alternate trigger mode
00011: Combined Interleaved mode + injected simultaneous mode
00100: Reserved
00101: Injected simultaneous mode only
00110: Regular simultaneous mode only
00111: Interleaved mode only
01001: Alternate trigger mode only
All other combinations are reserved and must not be programmed
JADSTART=0, ADSTART=0, ADSTP=0, ADDIS=0 and ADEN=0).

Table 95. DELAY bits versus ADC resolution

12-bit resolution
1 * T
ADC_CLK
2 * T
ADC_CLK
3 * T
ADC_CLK
4 * T
ADC_CLK
5 * T
ADC_CLK
6 * T
ADC_CLK
7 * T
ADC_CLK
8 * T
ADC_CLK
9 * T
ADC_CLK
10 * T
ADC_CLK
11 * T
ADC_CLK
12 * T
ADC_CLK
12 * T
ADC_CLK
10-bit resolution
1 * T
ADC_CLK
2 * T
ADC_CLK
3 * T
ADC_CLK
4 * T
ADC_CLK
5 * T
ADC_CLK
6 * T
ADC_CLK
7 * T
ADC_CLK
8 * T
ADC_CLK
9 * T
ADC_CLK
10 * T
ADC_CLK
10 * T
ADC_CLK
10 * T
ADC_CLK
10 * T
ADC_CLK
DocID025202 Rev 7
Analog-to-digital converters (ADC)
8-bit resolution
6-bit resolution
1 * T
ADC_CLK
2 * T
ADC_CLK
3 * T
ADC_CLK
4 * T
ADC_CLK
5 * T
ADC_CLK
6 * T
ADC_CLK
7 * T
ADC_CLK
8 * T
ADC_CLK
8 * T
ADC_CLK
8 * T
ADC_CLK
8 * T
ADC_CLK
8 * T
ADC_CLK
8 * T
ADC_CLK
Table 95
1 * T
ADC_CLK
2 * T
ADC_CLK
3 * T
ADC_CLK
4 * T
ADC_CLK
5 * T
ADC_CLK
6 * T
ADC_CLK
6 * T
ADC_CLK
6 * T
ADC_CLK
6 * T
ADC_CLK
6 * T
ADC_CLK
6 * T
ADC_CLK
6 * T
ADC_CLK
6 * T
ADC_CLK
388/1080
392

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the RM0365 and is the answer not in the manual?

Subscribe to Our Youtube Channel

Table of Contents