Inter-integrated circuit (I2C) interface
28.4.6
Data transfer
The data transfer is managed through transmit and receive data registers and a shift
register.
Reception
The SDA input fills the shift register. After the 8th SCL pulse (when the complete data byte is
received), the shift register is copied into I2C_RXDR register if it is empty (RXNE=0). If
RXNE=1, meaning that the previous received data byte has not yet been read, the SCL line
is stretched low until I2C_RXDR is read. The stretch is inserted between the 8th and 9th
SCL pulse (before the Acknowledge pulse).
775/1080
Figure 288. Data reception
DocID025202 Rev 7
RM0365
Need help?
Do you have a question about the RM0365 and is the answer not in the manual?
Questions and answers