Block Diagram; Figure 29. Fmc Block Diagram - STMicroelectronics RM0365 Reference Manual

RM0365
when crossing a page boundary (for PSRAM). In this case, the AHB burst is broken
into two FIFO entries.
At startup the FMC pins must be configured by the user application. The FMC I/O pins which
are not used by the application can be used for other purposes.
The FMC registers that define the external device type and associated characteristics are
usually set at boot time and do not change until the next reset or power-up. However, the
settings can be changed at any time.
14.2

Block diagram

The FMC consists of the following main blocks:
•
The AHB interface (including the FMC configuration registers)
•
The NOR Flash/PSRAM/SRAM controller
•
The NAND Flash/PC Card controller
•
The external device interface
The block diagram is shown in
Flexible static memory controller (FSMC)
Figure 29.

Figure 29. FMC block diagram

DocID025202 Rev 7 228/1080
286