Ipl 17 Error Interrupts - DEC AlphaServer 8200 Technical Manual

Hide thumbs Also See for AlphaServer 8200:
Table of Contents

Advertisement

another node and ensure that TLSB_FAULT is only asserted for two cy-
cles.
When the I/O port detects assertion of TLSB_FAULT on the TLSB, it im-
mediately aborts all outstanding transactions and resets to a known state.
The I/O port deasserts its REQUEST signal no later than two cycles from
the assertion of TLSB_FAULT. All other TLSB bus signals that the I/O
port may have been driving are deasserted within 16 cycles from the asser-
tion of TLSB_FAULT. The I/O port will be capable of responding to new
TLSB transactions 32 cycles after the assertion of TLSB_FAULT, and will
not request the bus sooner than 32 cycles after the assertion of
TLSB_FAULT. At this point the I/O port will be fully resynchronizeded to
the TLSB.

6.7.6 IPL 17 Error Interrupts

In addition to the capability of driving the TLSB error signals, the I/O port
can also post an IPL 17 interrupt to let the CPUs know that the I/O port
has detected an error.
Listed below are the I/O port error conditions that cause the I/O port to
post an IPL 17 error interrupt, if enabled by software.
Details of these error conditions are given in the descriptions of the TL-
BER, ICCNSE, and IDPNSEn registers.
TLBER<CRDE> - Correctable Read Data Error (Does not interrupt if
<CRDD>=1)
TLBER<CWDE> - Correctable Write Data Error (Does not interrupt if
<CWDD>=1)
TLBER<UDE> - Uncorrectable Data Error
TLBER<MMRE> - Memory Mapping Register Error
TLBER<NAE> - No Acknowledge Error
ICCNSE<ICR_CSR_BUS_PE> - ICR CSR Bus Parity Error
ICCNSE<ICR_UP_VRTX_ERROR> - ICR Up Turbo Vortex Error
ICCNSE<DN_VRTX_ERROR> - Down Turbo Vortex Error
ICCNSE<MULT_INTR_ERROR - Multiple Interrupt Error
ICCNSE<UP_HDR_IE> - Up HDR Internal Error
ICCNSE<UP_HOSE_PAR_ERROR> - Up Hose Parity Error
ICCNSE<UP_HOSE_PKT_ERROR> - Up Hose Packet Error
ICCNSE<UP_HOSE_OFLO> - Up Hose FIFO Overflow
ICCNSE<UN_MBX_STAT> - Unexpected Mailbox Status Packet Rcvd
ICCNSE<RMNXM> - Memory Channel Nonexistent Memory Error
(Does not interrupt if <RMNXM_DSBL>=1)
ICCNSE<ACK_DROPPED> - RM Ack Packet Dropped (Does not
interrupt if <ACKDROP_DSBL>=1)
IDPNSE<IDR_CSR_BUS_PE> - IDR CSR Bus Parity Error
IDPNSE<IDR_UP_VRTX_ERROR> - IDR Up Turbo Vortex Error
IDPNSE<RM_MASK_ERROR> - RM Mask Error (Does not interrupt if
<RM_MASK_ERROR_DSBL>=1)
IDPNSE<HOSEn_SOFT_ERROR> - Hose Soft Error (<HOSEn_
SOFT_ERROR_EN> must be set)
IDPNSE<HOSEn_PWROK_TRAN> - Hose PWROK Transitioned
IDPNSE<HOSEn_ERROR> - Hose Error
I/O Port 6-69

Advertisement

Table of Contents
loading

This manual is also suitable for:

Alphaserver 8400

Table of Contents