Gbus Registers - DEC AlphaServer 8200 Technical Manual

Hide thumbs Also See for AlphaServer 8200:
Table of Contents

Advertisement

Table 7-20 CPU Module Registers (Continued)
Mnemonic
Module Registers
RM_RANGE_0A
RM_RANGE_0B
RM_RANGE_1A
RM_RANGE_1B
CPU Chip Registers
TLINTRMASK0
TLINTRMASK1
TLINTRSUM0
TLINTRSUM1
Table 7-21 Gbus Registers
Register
GBUS$WHAMI
GBUS$LED0
GBUS$LED1
GBUS$LED2
GBUS$MISCR
GBUS$MISCW
GBUS$TLSBRST
GBUS$SERNUM
GBUS$TEST
7-46 System Registers
Name
Memory Channel Range Register for channel 0
Memory Channel Range Register for channel 0
Memory Channel Range Register for channel 1
Memory Channel Range Register for channel 1
Interrupt Mask Register for CPU0
Interrupt Mask Register for CPU1
Interrupt Source Register for CPU0
Interrupt Source Register for CPU1
Address
FF C000 0000
FF C100 0000
FF C200 0000
FF C300 0000
FF C400 0000
FF C500 0000
FF C600 0000
FF C700 0000
FF C800 0000
Address
BB+1E00
BB+1E40
BB+1E80
BB+1EC0
BB+1100
BB+1140
BB+1180
BB+11C0

Advertisement

Table of Contents
loading

This manual is also suitable for:

Alphaserver 8400

Table of Contents