3.5.2.1
Transmit Check Errors
A node must check that its bus assertions get onto the bus properly by
reading from the bus and comparing it to what was driven. A mismatch
can occur because of a hardware error on the bus, or if two nodes attempt
to drive the fields in the same cycle. A mismatch results in the setting of a
bit in the TLBER register and the assertion of TLSB_FAULT.
There are two types of transmit checks:
The following fields are level-checked only when the commander has won
the bus and is asserting a command and address. A mismatch sets
<ATCE> and asserts TLSB_FAULT.
The request signals (TLSB_REQ<7:0>) driven by the node (as determined
from TLSB_NID<2:0>) are level-checked every bus cycle. A mismatch sets
RTCE and causes TLSB_FAULT assertion.
TLSB_CMD_ACK is checked only when it is being asserted by the node. A
mismatch sets <ACKTCE>. This error is not broadcast.
TLSB_ARB_SUP is checked only when it is being asserted by the node. A
mismatch sets <ABTCE> and asserts TLSB_FAULT.
The TLSB_BANK_AVL<15:0> signals driven by a memory node (as deter-
mined by virtual ID) are level-checked every bus cycle. A mismatch sets
<ABTCE> and asserts TLSB_FAULT.
3.5.2.2
Command Field Parity Errors
Command field parity errors result in a hard error and the assertion of
TLSB_FAULT. Parity errors can result from a hardware error on the bus,
a hardware error in the node sending the command, or from two nodes
sending commands in the same cycle. <APE> is set in the TLBER register
if even parity is detected on the TLSB_ADR<30:5> and TLSB_ADR_PAR
signals, or if even parity is detected on the TLSB_ADR<39:31,4:3>,
TLSB_CMD<2:0>, TLSB_BANK_NUM<3:0>, and TLSB_CMD_PAR sig-
nals.
• Level transmit checks are used when signals are driven by a single
node in specific cycles. The assertion or deassertion of each signal is
compared to the level driven. Any signal not matching the level driven
is in error. Level transmit checks are performed in cycles that are
clearly specified in the description.
• Assertion transmit checks are used on signals that may be driven by
multiple nodes or when the assertion of a signal is used to determine
timing. An error is declared only when a node receives a deasserted
value and an asserted value was driven. These checks are performed
every cycle, enabled solely by the driven assertion value.
• TLSB_ADR<39:3>
• TLSB_ADR_PAR
• TLSB_CMD<2:0>
• TLSB_CMD_PAR
• TLSB_BANK_NUM<3:0>
CPU Module 3-17
Need help?
Do you have a question about the AlphaServer 8200 and is the answer not in the manual?
Questions and answers