Analog Devices ADSP-2106x SHARC User Manual page 641

Control/Status Registers
Number of Wait States
# of Bus Hold
Wait Idle Time
EBxWS States Cycle? Cycle?
000 0 no no
001 1 yes no
010 2 yes no
011 3 yes no
100 4 no yes
101 5 no yes
110 6 no yes
111 0 yes no
31
WAIT
0
0x0002
HIDMA
Handshake Idle Cycle for DMA
MMSWS
Multiprocessor Memory Space Waitstate
PAGEIS
Page Boundary Crossing Idle Cycle
PAGSZ
Page Size (for DRAM)
16 15 14
1 0
EB3WM
Ext. Bank 3 Waitstate Mode
EB2WS
Ext. Bank 2 Number of Waitstates
EB2WM
Ext. Bank 2 Waitstate Mode
DRAM Page Size
PAGSZ DRAM Page Size
000 256 words
001 512 words
010 1024 words (1K)
011 2048 words (2K)
100 4096 words (4K)
101 8192 words (8K)
110 16384 words (16K)
111 32768 words (32K)
www.BDTIC.com/ADI
Bus Idle Cycle – inactive bus cycle automatically generated
to avoid bus driver conflicts; devices with slow disable
times should enable bus idle cycle generation by using # of
wait states code 001, 010, or 011.
Hold Time Cycle – inactive bus cycle automatically
generated at the end of a read or write to allow a longer
hold time for address and data; the address and data will
remain unchanged and driven for one cycle after the read or
write strobes are deasserted
Note that the bus idle cycle or hold time cycles will occur if
programmed, regardless of the waitstate mode. For
example, the ACK-only waitstate mode may have a hold
time cycle programmed for it.
30 29 28 27 26 25 24 23 22 21
0 1 0 0 0 0 1 1 0 1
13 12 11 10 9 8 7 6 5
1 1 0 1 0 1 1 0 1 0
All control and status bits are active high unless otherwise
noted. Default bit values after reset are shown; if no value
is shown, the bit is undefined at reset or depends upon
processor inputs. Reserved bits are shown with a gray
background. Reserved bits should always be written with zeros.
E
20 19 18 17
0 1 1 0
EB3WS
Ext. Bank 3 Number of Waitstates
UBWM
Unbanked Memory Waitstate Mode
UBWS
Unbanked Memory Number of Waitstates
4 3 2 1 0
1 1 0 1 0
EB0WM
Ext. Bank 0 Waitstate Mode
EB0WS
Ext. Bank 0 Number of Waitstates
EB1WM
Ext. Bank 1 Waitstate Mode
EB1WS
Ext. Bank 1 Number of Waitstates
E – 33