Table 11.2 Boot Mode Selection Pins - Analog Devices ADSP-2106x SHARC User Manual

Table of Contents

Advertisement

11 System Design
Pin
Type
EBOOT
I
LBOOT
I
BMS
I/O/T* Boot Memory Select. Output: Used as chip select for boot
* Tristatable only in EPROM boot mode (when

Table 11.2 Boot Mode Selection Pins

EBOOT
LBOOT
1
0
0
0
0
1
0
0
0
1
1
1
11 – 28
www.BDTIC.com/ADI
Description
EPROM Boot Select. When EBOOT is high, the ADSP-2106x
is configured for booting from an 8-bit EPROM. When
EBOOT is low, the LBOOT and
booting mode. See table below. This signal is a system
configuration selection which should be hardwired.
Link Boot – Host Boot Select. When LBOOT is high, the
ADSP-2106x is configured for link port booting. When
LBOOT is low, the ADSP-2106x is configured for host
processor booting or no booting. See table below. This
signal is a system configuration selection which should be
hardwired.
EPROM devices (when EBOOT=1, LBOOT=0). In a
BMS
multiprocessor system,
Input: When low, indicates that no booting will occur and
that ADSP-2106x will begin executing instructions from
external memory. See table below. This input is a system
configuration selection which should be hardwired.
BMS
is an output).
BMS
Booting Mode
output
EPROM (connect
1 (input)
Host processor
1 (input)
Link port
0 (input)
No booting. Processor executes from external memory.
0 (input)
reserved
x (input)
reserved
BMS
inputs determine
is output by the bus master.
BMS
to EPROM chip select)

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the ADSP-2106x SHARC and is the answer not in the manual?

Questions and answers

Table of Contents