www.ti.com
9.1.2 Features
The main features of the SD/SDIO host controller are:
•
Built-in 1024-byte buffer for read or write
•
Full compliance with SD command/response sets as defined in the SD Physical Layer Specification,
v2.00.
•
Full compliance with SDIO command/response sets and interrupt/read-wait mode as defined in the
SDIO Card Specification, Part E1, v2.00
•
Full compliance with SD Host Controller Standard Specification sets as defined in the SD Card
Specification, Part A2, SD Host Controller Standard Specification, v2.00
•
Full compliance with CE-ATA command/response sets as defined in the CE-ATA Standard
Specification
•
Full compliance with ATA for MMCA specification
•
Support command completion signal (CCS) and command completion signal disable (CCSD)
management as specified in the CE-ATA Standard Specification
•
Flexible architecture allowing support for new command structure
•
Support:
– 1-bit or 4-bit transfer mode specifications for SD and SDIO cards
– 3.3v cards
– Built-in 1024-byte buffer for read or write
– 32-bit-wide access bus to maximize bus throughput
– Single interrupt line for multiple interrupt source events
– Two slave DMA channels (1 for TX, 1 for RX)
– Programmable clock generation
– SDIO Read Wait and Suspend/Resume functions
– Stop at block gap
– SDA 2.0 Part A2 programming model
•
Supported Data Rates
– 96MHz functional clock source input
– Up to 192Mbit/sec (24MByte/sec) in High-Speed SD mode 4-bit data transfer
– Up to 24Mbit/sec (3MByte/sec) in Default SD mode 1-bit data transfer
9.2
Architecture
One SD/SDIO host controller can support one SD card, or one SDIO card.
Other combinations (for example, two SD cards) are not supported through a single controller.
9.2.1 SD/SDIO Functional Modes
9.2.1.1
SD/SDIO Connected to an SD Card, or an SDIO Card
Figure 9-2
shows the SD/SDIO1 host controller connected to an SD or SDIO card and its related
external connections.
SPRUGX9 – 15 April 2011
Submit Documentation Feedback
Preliminary
Secure Digital (SD)/—Secure Digital I/O (SDIO) Card Interface
© 2011, Texas Instruments Incorporated
Architecture
929