Texas Instruments TMS320C6A816 Series Technical Reference Manual page 679

C6-integra dsp+arm processors
Table of Contents

Advertisement

www.ti.com
Table 5-69. GPMC_CONFIG4_i Field Descriptions (continued)
Bit
Field
6-4
OEAADMUXONTIME
3-0
OEONTIME
SPRUGX9 – 15 April 2011
Submit Documentation Feedback
Preliminary
Value Description
OE# assertion time for the first address phase in an AAD-Multiplexed access
0
0 GPMC_FCLK cycle
1h
1 GPMC_FCLK cycle
7h
7 GPMC_FCLK cycles
OE# assertion time from start cycle time
0
0 GPMC_FCLK cycle
1h
1 GPMC_FCLK cycle
Fh
15 GPMC_FCLK cycles
© 2011, Texas Instruments Incorporated
General-Purpose Memory Controller (GPMC)
Registers
679

Advertisement

Table of Contents
loading

Table of Contents