Nand Command Latch Cycle Timing Simplified Example; Synchronous Nor Formulas Description Table - Texas Instruments TMS320C6A816 Series Technical Reference Manual

C6-integra dsp+arm processors
Table of Contents

Advertisement

Basic Programming Model
K = (OEOffTime - OEOnTime) * (1 + TimeParaGranularity) * GPMC_FCLK period
L = RdCycleTime * (1 + TimeParaGranularity) * GPMC_FCLK period
M = (CSRdOffTime - OEOffTime * (TimeParaGranularity + 1) + 0.5 * (CSExtraDelay - OEExtraDelay ) *
GPMC_FCLK period
Figure 5-44
shows a command latch cycle timing simplified example where formulas are associated
with signal waves.
Figure 5-44. NAND Command Latch Cycle Timing Simplified Example
nCS
nBE0/CLE
nOE
nWE
nADV/ALE
D[15:0]
5.3.6.1.2 Synchronous NOR Flash Timing Parameters Formulas
This section lists all formulas to use in order to calculate synchronous NOR timing parameters. This is
the case when GPMC_CONFIG1_i[11-10] DEVICETYPE = 0 and when READTYPE or WRITETYPE
are set to synchronous mode.
Configuration
Parameter
A
B
C
D
E
F
G
H
I
J
K
L
644 General-Purpose Memory Controller (GPMC)
Preliminary
B
C
D
Table 5-43. Synchronous NOR Formulas Description Table
Unit
Description
ns
Pulse duration - GPMC_CS low
ns
Delay time - address bus valid to GPMC_CLK first edge
Delay time - GPMC_BE0_CLE/GPMC_BE1 valid to GPMC_CLK first edge
ns
Pulse duration - GPMC_BE0_CLE/GPMC_BE1 low
ns
Delay time - GPMC_CLK rising edge to GPMC_BE0_CLE/GPMC_BE1 invalid
Delay time - GPMC_CLK rising edge to GPMC_ADV_ALE invalid
ns
Delay time - GPMC_CLK rising edge to GPMC_CS invalid
Delay time - GPMC_CLK rising edge to GPMC_OE invalid
ns
Delay time - GPMC_CLK rising edge to GPMC_CS transition
ns
Delay time - GPMC_CLK rising edge to GPMC_ADV_ALE transition
ns
Delay time - GPMC_CLK rising edge to GPMC_OE transition
ns
Delay time - GPMC_CLK rising edge to GPMC_WE transition
ns
Delay time - GPMC_CLK rising edge to GPMC_AD data bus transition
Delay time - GPMC_CLK rising edge to GPMC_BE0_CLE/GPMC_BE1 transition
ns
Pulse duration - GPMC_ADV_ALE low
ns
Delay time - GPMC_WAIT invalid to first data latching GPMC_CLK edge
© 2011, Texas Instruments Incorporated
G
F
A
E
Command
www.ti.com
SPRUGX9 – 15 April 2011
Submit Documentation Feedback

Advertisement

Table of Contents
loading

Table of Contents