Table of Contents
Advertisement
Architecture
(c) XMCM = 10b, XPABLK = 00b, XCERA = 1010b: All channels enabled, only 1 and 3 unmasked
Internal FSX
DX
XRDY
Words W0, W1, W2, W3 are written to the transmit buffer but only W1 and W3 from the transmit buffer are
transferred by McBSP.DX
(d) XMCM = 11b, RPABLK = 00b, XPABLK = X, RCERA = 1010b, XCERA = 1000b
Receive channels: 1 and 3 enabled; Transmit channels: 1 and 3 enabled, but only 3 unmasked
Internal FS(R/X)
RRDY
XRDY
DXR to XSR copy (W1)
Words W1, W3 are written to the transmit buffer but only W3 from the transmit buffer is transferred by McBSP.DX
1150
Multichannel Buffered Serial Port (McBSP)
Preliminary
Write to DXR(W1)
DXR to XSR copy(W0)
DXR to XSR copy(W1)
DR
Read from DRR(W3)
RBR to DRR copy (W3)
DX
Write to DXR(W3)
© 2011, Texas Instruments Incorporated
W1
Write to DXR(W3)
DXR to XSR copy(W2)
DXR to XSR copy(W3)
Write to DXR(W2)
W1
Read from DRR(W1)
RBR to DRR copy (W1)
RBR to DRR (W3)
DXR to XSR copy (W3)
www.ti.com
W3
W3
W3
SPRUGX9 – 15 April 2011
Submit Documentation Feedback
Advertisement
Table of Contents
