Table of Contents
Advertisement
Architecture
•
RINTCTL/XINTCTL: Program all fields according to interrupts desired.
•
RCLKCHK/XCLKCHK: Not applicable. Leave at default.
•
SRCTLn: Program SRMOD to inactive/transmitter/receiver as desired. DISMOD is not applicable
and should be left at default.
•
DITCSRA[n], DITCSRB[n], DITUDRA[n], DITUDRB[n]: Not applicable. Leave at default.
10.2.6.2 Time-Division Multiplexed (TDM) Transfer Mode
The McASP time-division multiplexed (TDM) transfer mode supports the TDM format discussed in
Section
10.1.6.1.
Transmitting data in the TDM transfer mode requires a minimum set of pins:
•
ACLKX - transmit bit clock.
•
AFSX - transmit frame sync (or commonly called left/right clock).
•
One or more serial data pins, AXRn, whose serializers have been configured to transmit.
The transmitter has the option to receive the ACLKX bit clock as an input, or to generate the ACLKX bit
clock by dividing down the AHCLKX high-frequency master clock. The transmitter can either generate
AHCLKX internally or receive AHCLKX as an input. See
Similarly, to receive data in the TDM transfer mode requires a minimum set of pins:
•
ACLKR - receive bit clock.
•
AFSR - receive frame sync (or commonly called left/right clock).
•
One or more serial data pins, AXRn, whose serializers have been configured to receive.
The receiver has the option to receive the ACLKR bit clock as an input or to generate the ACLKR bit
clock by dividing down the AHCLKR high-frequency master clock. The receiver can either generate
AHCLKR internally or receive AHCLKR as an input. See
The control registers must be configured as follows for the TDM mode. The TDM mode specific bit
fields are in bold face:
•
PFUNC: The clock, frame, data pins must be configured for McASP function.
•
PDIR: The clock, frame, data pins must be configured to the direction desired.
•
PDOUT, PDIN, PDSET, PDCLR: Not applicable. Leave at default.
•
GBLCTL: Follow the initialization sequence in
•
AMUTE: Program all fields according to mute control desired.
•
DLBCTL: If loopback mode is desired, configure this register according to
otherwise leave this register at default.
•
DITCTL: DITEN must be left at default 0 to select TDM mode. Leave the register at default.
•
RMASK/XMASK: Mask desired bits according to
•
RFMT/XFMT: Program all fields according to data format desired. See
•
AFSRCTL/AFSXCTL: Set RMOD/XMOD bits to 2-32 for TDM mode. Configure other fields as
desired.
•
ACLKRCTL/ACLKXCTL: Program all fields according to bit clock desired. See
•
AHCLKRCTL/AHCLKXCTL: Program all fields according to high-frequency clock desired. See
Section
10.2.2.
•
RTDM/XTDM: Program all fields according to the time slot characteristics desired.
•
RINTCTL/XINTCTL: Program all fields according to interrupts desired.
•
RCLKCHK/XCLKCHK: Program all fields according to clock checking desired.
•
SRCTLn: Program all fields according to serializer operation desired.
•
DITCSRA[n], DITCSRB[n], DITUDRA[n], DITUDRB[n]: Not applicable. Leave at default.
1030
Multichannel Audio Serial Port (McASP)
Preliminary
Section
Section 10.2.2.2
Section 10.2.10.2
Section 10.2.7.2
© 2011, Texas Instruments Incorporated
10.2.2.1.
and
Section
10.2.2.3.
to configure this register.
Section
10.2.8.5,
and
Section
10.2.8.3.
Section
10.2.8.3.
Section
10.2.2.
SPRUGX9 – 15 April 2011
Submit Documentation Feedback
www.ti.com
Advertisement
Table of Contents
