Texas Instruments TMS320C6A816 Series Technical Reference Manual page 619

C6-integra dsp+arm processors
Table of Contents

Advertisement

www.ti.com
Section processing sequence:
One time with buffer
– size0 nibbles of data, processing ON
– size1 nibbles of unused data, processing OFF
Checksum: size0 + size1 nibbles must fit in a whole number of accesses.
In the following sections, S is the number of sectors in the page.
5.2.4.12.3.2.7 Mode 0x1
Page processing sequence:
Repeat with buffer 0 to S-1
– 512-byte data, processing ON
Repeat with buffer 0 to S-1
– size0 nibbles spare, processing ON
– size1 nibbles spare, processing OFF
Checksum: Spare area size (nibbles) = S - (size0 + size1)
5.2.4.12.3.2.8 Mode 0xA (10)
Page processing sequence:
Repeat with buffer 0 to S-1
– 512-byte data, processing ON
Repeat with buffer 0 to S-1
– size0 nibbles spare, processing ON
– 1 nibble pad spare, processing OFF
– size1 nibbles spare, processing OFF
Checksum: Spare area size (nibbles) = S - (size0 + 1 + size1)
5.2.4.12.3.2.9 Mode 0x2
Page processing sequence:
Repeat with buffer 0 to S-1
– 512-byte data, processing ON
Repeat with buffer 0 to S-1
– size0 nibbles spare, processing OFF
– size1 nibbles spare, processing ON
Checksum: Spare area size (nibbles) = S - (size0 + size1)
5.2.4.12.3.2.10 Mode 0x3
Page processing sequence:
Repeat with buffer 0 to S-1
– 512-byte data, processing ON
One time with buffer 0
– size0 nibbles spare, processing ON
Repeat with buffer 0 to S-1
– size1 nibbles spare, processing ON
Checksum: Spare area size (nibbles) = size0 + (S - size1)
SPRUGX9 – 15 April 2011
Submit Documentation Feedback
Preliminary
© 2011, Texas Instruments Incorporated
General-Purpose Memory Controller (GPMC)
Architecture
619

Advertisement

Table of Contents
loading

Table of Contents