Table of Contents
Advertisement
Registers
Table 10-17. Global Control Register (GBLCTL) Field Descriptions (continued)
Bit
Field
Value
7-5
Reserved
0
4
RFRST
0
1
3
RSMRST
0
1
2
RSRCLR
0
1
1
RHCLKRST
0
1
0
RCLKRST
0
1
1084
Multichannel Audio Serial Port (McASP)
Preliminary
Description
Reserved. The reserved bit location always returns the default value. A value written to this field has no
effect. If writing to this field, always write the default value for future device compatibility.
Receive frame sync generator reset enable bit.
Receive frame sync generator is reset.
Receive frame sync generator is active. When released from reset, the receive frame sync generator
begins counting serial clocks and generating frame sync as programmed.
Receive state machine reset enable bit.
Receive state machine is held in reset.
Receive state machine is released from reset. When released from reset, the receive state machine
immediately begins detecting frame sync and is ready to receive.
Receive TDM time slot begins at slot 0 after reset is released.
Receive serializer clear enable bit. By clearing then setting this bit, the receive buffer is flushed.
Receive serializers are cleared.
Receive serializers are active.
Receive high-frequency clock divider reset enable bit.
Receive high-frequency clock divider is held in reset and passes through its input as divide-by-1.
Receive high-frequency clock divider is running.
Receive high-frequency clock divider reset enable bit.
Receive clock divider is held in reset. When the clock divider is in reset, it passes through a divide-by-1
of its input.
Receive clock divider is running.
© 2011, Texas Instruments Incorporated
www.ti.com
SPRUGX9 – 15 April 2011
Submit Documentation Feedback
Advertisement
Table of Contents
