Texas Instruments TMS320C6A816 Series Technical Reference Manual page 642

C6-integra dsp+arm processors
Table of Contents

Advertisement

Basic Programming Model
Register
Bit
GPMC_CONFIG6_i
11-8
CYCLE2CYCLEDELAY
GPMC_CONFIG6_i
7
CYCLE2CYCLESAMECSEN
GPMC_CONFIG6_i
6
CYCLE2CYCLEDIFFCSEN
GPMC_CONFIG6_i
3-0
BUSTURNAROUND
GPMC_CONFIG7_i
6
CSVALID
642 General-Purpose Memory Controller (GPMC)
Table 5-41. Timing Parameters (continued)
Asynchronous
Single
Single
Bit Field Name
Read
Write
Access
Access
y
y
y
y
y
y
y
y
y
y
© 2011, Texas Instruments Incorporated
Preliminary
Synchronous
Multiple
Multiple
Single
Single
Read
Read
Write
(Page)
Access
Access
access
y
y
y
y
y
y
y
y
y
y
y
y
y
y
y
Access Type
Multiple
Address
Read
Write
Non-
/Data-
(Burst)
(Burst)
multiplexed
multiplexed
Access
Access
y
y
y
y
y
y
y
y
y
y
y
y
y
y
y
y
y
y
y
y
SPRUGX9 – 15 April 2011
Submit Documentation Feedback
www.ti.com
AAD-
multiplexed
y
y
y
y
y

Advertisement

Table of Contents
loading

Table of Contents