Fujitsu FR60 Hardware Manual page 567

32-bit microcontroller mb91301 series
Hide thumbs Also See for FR60:
Table of Contents

Advertisement

Table A-1 I/O Map (11 / 11)
Address
+0
001000
H
001004
H
001008
H
00100C
H
001010
H
001014
H
001018
H
00101C
H
001020
H
001024
H
001028
H
to
001FFC
H
*1: The lower 16-bit (DTC15 to DTC0) of DMACA0 to DMACA4 cannot access by byte.
*2: No register in 000420
*3: This register is set by the mode vector fetch. It cannot access during the normal operation.
*4: Reserved register. Access is disabled.
Register
+1
DMASA0 [R/W] W
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
DMADA0 [R/W] W
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
DMASA1 [R/W] W
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
DMADA1 [R/W] W
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
DMASA2 [R/W] W
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
DMADA2 [R/W] W
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
DMASA3 [R/W] W
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
DMADA3 [R/W] W
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
DMASA4 [R/W] W
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
DMADA4 [R/W] W
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
and 000423
in MB91302A and MB91V301A.
H
H
+2
+3
APPENDIX A I/O MAP
Block
DMAC
Reserved
547

Advertisement

Table of Contents
loading

Table of Contents