Transfer Source/Transfer Destination Address Setting Registers (Dmasa0 To Dmasa4/Dmada0 To Dmada4) - Fujitsu FR60 Hardware Manual

32-bit microcontroller mb91301 series
Hide thumbs Also See for FR60:
Table of Contents

Advertisement

CHAPTER 14 DMA CONTROLLER (DMAC)
14.2.3 Transfer Source/Transfer Destination Address Setting
Registers (DMASA0 to DMASA4/DMADA0 to DMADA4)
The transfer source/transfer destination address setting registers (DMASA0 to
DMASA4/DMADA0 to DMADA4) control the operation of the DMAC channels. There is a
separate register for each channel.
This section describes the configuration and functions of the transfer source/transfer
destination address setting registers (DMASA0 to DMASA4/DMADA0 to DMADA4).
■ Bit Configuration of Transfer Source/Transfer Destination Address Setting Registers
(DMASA0 to DMASA4/DMADA0 to DMADA4)
The transfer source/transfer destination address setting registers (DMASA0 to DMASA4/
DMADA0 to DMADA4) are a group of registers that store the transfer source/transfer destination
addresses. Each register is 32-bit length.
Figure 14.2-4 shows the bit configuration of the transfer source/transfer destination address
setting registers (DMASA0 to DMASA4/DMADA0 to DMADA4).
Figure 14.2-4 Bit Configuration of the Transfer Source/Transfer Destination Address Setting Registers
bit 31
Address 001000
(ch.0)
H
001008
(ch.1)
H
001010
(ch.2)
H
001018
(ch.3)
bit 15
H
001020
(ch.4)
H
bit 31
Address 001004
(ch.0)
H
00100C
(ch.1)
H
001014
(ch.2)
H
00101C
(ch.3)
bit 15
H
001024
(ch.4)
H
■ Detailed Bit of Transfer Source/Transfer Destination Address Setting Registers
(DMASA0 to DMASA4/DMADA0 to DMADA4)
The following describes the functions of the bits of each transfer source/transfer destination
address setting registers (DMASA0 to DMASA4/DMADA0 to DMADA4).
[bit31 to bit0] DMASA (DMA Source Addr): Transfer source address setting
These bits set the transfer source address.
400
(DMASA0 to DMASA4/DMADA0 to DMADA4)
30
29
28
27
26
25
24
DMASA[31:16]
14
13
12
11
10
9
DMASA[15:0]
30
29
28
27
26
25
24
DMADA[31:16]
14
13
12
11
10
9
DMADA[15:0]
23
22
21
20
19
18
8
7
6
5
4
3
2
23
22
21
20
19
18
8
7
6
5
4
3
2
17
16
Initial value
XXXXXXXX XXXXXXXX
1
0
XXXXXXXX XXXXXXXX
17
16
Initial value
XXXXXXXX XXXXXXXX
1
0
XXXXXXXX XXXXXXXX
B
B
B
B

Advertisement

Table of Contents
loading

Table of Contents