Fujitsu FR60 Hardware Manual page 149

32-bit microcontroller mb91301 series

Hide thumbs Also See for FR60:

Table of Contents

■ Program Example of Smooth Startup and Stop of Clock

❍ Procedure of startup

#macro wait_loop loop_number

#local _wait64_loop

_wait64_loop:

smooth_up_start3:

//Divide CLKB, CLKT, and CLKP by 16.

//Reduce the divide-by rate of CLKB and CLKP gradually.

//Reduce the divide-by rate of CLKT gradually.

ldi #loop_number,r0

_wait64_loop

wait_loop 16

wait_loop 16

wait_loop 16

wait_loop 16

CHAPTER 3 CPU AND CONTROL UNITS

// Division register for CLKB and CLKP

// Division register for CLKT

// CLKR register

// PLL → X0 PLL operation enable

// Divide CLKB and CLKP by 16

// Divide CLKT by 16

//Switch X0 to PLL side.

// Divide CLKB and CLKP by 16 → 8

// Divide CLKB and CLKP by 8 → 4

// Divide CLKB and CLKP by 4 → 2

// Divide CLKB by 2 → no division, divide CLKP by 2 → 2

// Divide CLKT by 16 → 8

// Divide CLKT by 8 → 4

// Divide CLKT by 4 → 2

// No CLKT division