Figure 14.31 Single Address Mode/Burst Mode/External Bus  External Device 32-Bit Transfer/Channel 0 On-Demand Data Transfer - Hitachi SH7751 Hardware Manual

Superh risc engine
Table of Contents

Advertisement

CKIO
DBREQ
BAVL
TR
A25–A0
D31–D0
RAS,
CAS, WE
DQMn
TDACK
ID1, ID0
Figure 14.31 Single Address Mode/Burst Mode/External Bus
Rev. 3.0, 04/02, page 530 of 1064
DTR
Transfer/Channel 0 On-Demand Data Transfer
RA
CA
BA
RD
CA
D0
D1
RD
00
00


External Device 32-Bit
CA
RD

Advertisement

Table of Contents
loading

This manual is also suitable for:

Sh7751r

Table of Contents