Pci Configuration Register 16 (Pciconf16) - Hitachi SH7751 Hardware Manual

Superh risc engine
Table of Contents

Advertisement

22.2.14 PCI Configuration Register 16 (PCICONF16)

Bit:
31
PMESPT4 PMESPT3 PMESPT2 PMESPT1 PMESPT0
Initial value:
0
PCI-R/W:
R
PP Bus-R/W:
R
Bit:
23
Initial value:
0
PCI-R/W:
R
PP Bus-R/W:
R
Bit:
15
NIP7
Initial value:
0
PCI-R/W:
R
PP Bus-R/W:
R
Bit:
7
CAPID7
Initial value:
0
PCI-R/W:
R
PP Bus-R/W:
R
The PCI configuration register 16 (PCICONF16) is a 32-bit read/partial-write register than
accommodates the power management function (PMC), next-item pointer, and extended function
ID power management registers stipulated in the PCI power management specifications.
PCICONF16 is valid only when the PCIC is functioning not as the host. The power management
related functions are read from bits 31 to 16 (PMC), the address offset of the next function in the
extended function list is read from bits 15 to 8 (next item pointer), and the power management ID
(H'01) is read from bits 7 to 0 (extended function ID).
Bits 18 to 16 can be written to from the PP bus only. Other bits are fixed in hardware.
The PCICONF16 regsiter is initialized to H'00010001 at a power-on reset and a software reset.
Rev. 3.0, 04/02, page 834 of 1064
30
29
0
0
R
R
R
R
22
21
DS1
0
0
R
R
R
R
14
13
NIP6
NIP5
0
0
R
R
R
R
6
5
CAPID6
CAPID5
CAPID4
0
0
R
R
R
R
28
27
D2SPT
0
0
R
R
R
R
20
19
PMECLK
VER2
0
0
R
R
R
R
12
11
NIP4
NIP3
NIP2
0
0
R
R
R
R
4
3
CAPID3
CAPID2
0
0
R
R
R
R
26
25
D1SPT
0
0
R
R
R
R
18
17
VER1
VER0
0
0
R
R
R/W
R/W
R/W
10
9
NIP1
NIP0
0
0
R
R
R
R
2
1
CAPID1
CAPID0
0
0
R
R
R
R
24
0
R
R
16
1
R
8
0
R
R
0
1
R
R

Advertisement

Table of Contents
loading

This manual is also suitable for:

Sh7751r

Table of Contents