Table 18.2 Sci I/O Port Pins; Table 18.3 Scif I/O Port Pins - Hitachi SH7751 Hardware Manual

Superh risc engine
Table of Contents

Advertisement

Table 18.2 shows the SCI I/O port pin configuration.

Table 18.2 SCI I/O Port Pins

Pin Name
Serial clock pin
Receive data pin
Transmit data pin
Note: They are made to function as serial pins by performing SCI operation settings with the TE,
RE, CKEI, and CKE0 bits in SCSCR1 and the C/
and detection can be performed by means of a setting in the SCI's SCSPTR1 register.
Table 18.3 shows the SCIF I/O port pin configuration.

Table 18.3 SCIF I/O Port Pins

Pin Name
Serial clock pin
Receive data pin
Transmit data pin
Modem control pin
Modem control pin
Note: These pins function as the MD0, MD1, MD2, MD7, and MD8 mode input pins after a power-
on reset. These pins are made to function as serial pins by performing SCIF operation
settings with the TE, RE, CKE1, and CKE0 bits in SCSCR2 and the MCE bit in SCFCR2.
Break state transmission and detection can be set in the SCIF's SCSPTR2 register.
Abbreviation
SCK
RxD
TxD
Abbreviation
I/O
MD0/SCK2
I/O
MD2/RxD2
Input
MD1/TxD2
Output

MD7/
I/O

MD8/
I/O
I/O
Function
I/O
Clock input/output
Input
Receive data input
Output
Transmit data output

bit in SCSMR1. Break state transmission
Function
Clock input/output
Receive data input
Transmit data output
Transmission enabled
Transmission request
Rev. 3.0, 04/02, page 717 of 1064

Advertisement

Table of Contents
loading

This manual is also suitable for:

Sh7751r

Table of Contents