Analog Devices adsp-2100 Manual page 194

Adsp-2100 family programmable single-chip microprocessors
Table of Contents

Advertisement

Serial Port Control Registers (memory-mapped, one set per SPORT)
ISCLK
RFSR, TFSR
RFSW, TFSW
IRFS, ITFS
INVRFS, INVTFS
DTYPE
SLEN
SCLKDIV
RFSDIV
Multichannel word enable bits
MCE
MCL
MFD
INVTDV
RBUF, TBUF
TIREG, RIREG
TMREG, RMREG
FO (SPORT1 only)
CLKODIS
BIASRND
External Memory Control Registers (non-memory-mapped)
DMOVLAY
PMOVLAY
(memory-mapped)
DWAIT
PWAIT
BMWAIT
IOWAIT0-3
CMSSEL
Programmable Flag Data & Control Registers (memory-mapped)
PFDATA
PFTYPE
DMA Control Registers (memory-mapped)
IDMAA
IDMAD
BIAD
BEAD
BTYPE
BDIR
BCR
BWCOUNT
BMPAGE
Table 9.6 ADSP-2181 State After Reset Or Software Reboot
* These values assume that you have just completed an initial BDMA boot load of the
ADSP-2181 (MMAP=0 & BMODE=0). For more information on BDMA register contents
during the boot loading process see Table 9.8. These values will vary with a processor
reboot (other than initial load), since they depend on the previous values.
System Interface
Internal serial clock
Frame sync required
Frame sync width
Internal frame sync
Invert frame sense
Companding type, format
Serial word length
Serial clock divide
RFS divide
Multichannel enable
Multichannel length
Multichannel frame delay
Invert transmit data valid
Autobuffering enable
Autobuffer I index
Autobuffer M index
Flag Out value
CLKOUT disable
MAC biased rounding
Data memory overlay select
Program memory overlay select
Data memory overlay wait states
Program memory overlay wait states 0x7
Byte memory wait states
I/O memory wait states
Composite memory select
Programmable flag data
Programmable flag direction
IDMA Internal Memory Address
IDMA Destination Memory Type
BDMA Internal Memory Address
BDMA External Memory Address
BDMA Transfer Word Type
BDMA Transfer Direction
BDMA Context Reset
BDMA Word Count
External Byte Memory Page
0
unchanged
0
unchanged
0
unchanged
0
unchanged
0
unchanged
0
unchanged
0
unchanged
undefined
unchanged
undefined
unchanged
undefined
unchanged
0
unchanged
0
unchanged
0
unchanged
0
unchanged
0
0
undefined
unchanged
undefined
unchanged
undefined
unchanged
0
unchanged
0
unchanged
0
unchanged
0
unchanged
0x7
unchanged
unchanged
0x7
unchanged
0x7
unchanged
0xB
unchanged
undefined
unchanged
0
unchanged
0x00
unchanged
0
unchanged
0
0x20*
0
0x60*
0
unchanged
0
unchanged
1
unchanged
0x20
0*
0
0*
9
9 – 11

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents