Table of Contents
Advertisement
A Instruction Coding
Type 17:
23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
0
0
Type 18:
23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
0
0
Mode Control codes:
Type 19:
23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
0
0
Type 20:
23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
0
0
Type 21:
23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
0
0
A – 4
Internal Data Move
0
0
1
1
0
1
Mode Control
0
0
1
1
0
0
SR:
Secondary register bank
BR:
Bit-reverse mode
OL:
ALU overflow latch mode
AS:
AR register saturate mode
MM:
Alternate Multiplier placement mode
GM:
GO Mode; enable means execute internal code if possible
TI:
Timer enable
11 = Enable Mode
10 = Disable Mode
0 1 = no change
0 0 = no change
Conditional Jump (Indirect Address)
0
0
1
0
1
1
Conditional Return
0
0
1
0
1
0
Modify Address Register
0
0
1
0
0
1
0
0
0
0
DST
RGP
TI
MM
AS
0
0
0
0
0
0 0 0
0
0
0
0
0
0 0 0 0 0 0 T
0
0
0
0
0
0 0 0 0 0 0 G
SRC
Dest
Source
RGP
REG
REG
OL
BR
SR
GM
0 0
I
0 S
COND
COND
I
M
- Quick Links:
- Overview
Hide quick links:
Advertisement
Table of Contents
