Analog Devices adsp-2100 Manual page 210

load current will increase power dissipation. Some pins will be in one of
several states depending upon the connection of mode pins. For example,
the ADSP-2171's HIP data bus pins may be either active or inactive
depending whether a host write is in progress or how the host mode pins
are connected. You must perform a careful analysis of each input and
output pin in order to insure lowest power dissipation.
Some inputs are active but ignored. The state of these inputs does not
matter as long as they are at a CMOS level.
Pin Direction
I
RESET
I
PWD
I
IRQ2
I
IRQE
I
IRQL0
I
IRQL1
MMAP I
I
BR
O
BG
CLKIN I
CLKOUT O
XTAL O
PWDACK O
O
PMS
O
DMS
O
BMS
O
IOMS
O
CMS
O
RD
O
WR
ADDR<13:0> O
DATA<23:0> I
DATA<23:0> O
SCLK0 I
SCLK0 O
TFS0 I
TFS0 O
RFS0 I
RFS0 O
DR0 I
DT0 O
Table 9.9 Pin States During Powerdown (cont. on next page)
System Interface
State During Powerdown
Active
Active
Active, latched but not serviced
(ADSP-2181) Active, latched but not serviced
(ADSP-2181) Active, latched but not serviced
(ADSP-2181) Active, latched but not serviced
Active
Active, no response until after powerdown
Driven HIGH unless bus is granted
Input buffer inactive, but XTAL oscillator is active unless XTALDIS bit is set
Driven HIGH
Driven HIGH if XTALDIS set, inversion of CLKIN otherwise
Driven HIGH
Driven HIGH, high impedance if bus granted
Driven HIGH, high impedance if bus granted
Driven HIGH, high impedance if bus granted
(ADSP-2181) Driven HIGH, high impedance if bus granted
(ADSP-2181) Driven HIGH, high impedance if bus granted
Driven HIGH, high impedance if bus granted
Driven HIGH, high impedance if bus granted
High impedance
Inactive
High impedance
Active
Driven to static level if internal, high impedance otherwise
Active if SPORT 0 is enabled
Driven if configured internal or in multichannel mode and SPORT 0
enabled, high impedance otherwise
Active if SPORT 0 is enabled
Driven if configured internal and SPORT 0 enabled, high impedance
otherwise
Active if SPORT 0 is enabled
Driven if serial port operating. Output may be static or changing depending
upon serial clock, high impedance otherwise
9
9 – 27