RM0453
No.
Source signal
3
4
5
6
7
DBGRESTART
There are four event channels in the CTM, thus enabling up to four, parallel, bidirectional
connections between trigger inputs and outputs on different CTIs. To connect input number
m on CTIx to output number n on CTIy, the input must be connected to an event channel p
using the CTI_INENRm register of CTIx. The same channel p must be connected to the
output using the CTI_OUTENRn register of CTIy.
Note:
This applies even if the input and output belong to the same CTI.
An input can be connected to more than one channel (up to four), so an input can be routed
to several outputs. Similarly, an output can be connected to several inputs. It is also possible
to connect several inputs/outputs to the same channel.
Input m
Example configurations
When either CPU core hits a breakpoint, the other core is stopped. Restart the two cores
synchronously.
To stop both cores when one of them stops, the HALTED output of each core must be
connected to the EDBGRQ input of the opposite core.
As shown in
input 0 of the CPU2 CTI and the same signal from the CPU1 is connected to the same input
on the CPU1 CTI. Hence the CTI_IENR0 register is programmed on each CTI to connect
these inputs to a CTM channel (such as channel 0).
As shown in
output 0 of the respective CTIs. The CTI_OUTENR0 register is then programmed on each
CTI to connect these outputs to the same CTM channel.
Table 275. CPU1 CTI outputs (continued)
Source component
-
-
-
-
-
-
-
-
CPU1
Figure 389. Mapping trigger inputs to outputs
CTI_INENRm = p
CTIx
Table 272
and
Table
274, the HALTED signal from the CPU2 is connected to
Table 273
and
Table
275, the EDBGRQ signals to the CPUs are connected to
RM0453 Rev 5
Not used
Not used
Not used
Not used
CPU1 restart request - CPU1 exits debug mode
CTI_OUTENRn = p
Channel p
Channel q
Channel r
Channel s
CTM
Debug support (DBG)
Comments
Output n
CTIy
MSv60370V1
1353/1450
1435
Need help?
Do you have a question about the STM32WL5 Series and is the answer not in the manual?