Figure 10.17 Example Of Operation When Transmitting In Synchronous Mode - Renesas H8/3847R Series Hardware Manual

8-bit single-chip microcomputer super low power

Table of Contents

Section 10 Serial Communication Interface

SCI3 operates as follows when transmitting data.

SCI3 monitors bit TDRE in SSR, and when it is cleared to 0, recognizes that data has been written

to TDR and transfers data from TDR to TSR. It then sets bit TDRE to 1 and starts transmitting. If

bit TIE in SCR3 is set to 1 at this time, a TXI request is made.

When clock output mode is selected, SCI3 outputs 8 serial clock pulses. When an external clock

is selected, data is output in synchronization with the input clock.

Serial data is transmitted from the TXD3x pin in order from the LSB (bit 0) to the MSB (bit 7).

When the MSB (bit 7) is sent, checks bit TDRE. If bit TDRE is cleared to 0, SCI3 transfers data

from TDR to TSR, and starts transmission of the next frame. If bit TDRE is set to 1, SCI3 sets bit

TEND to 1 in SSR, and after sending the MSB (bit 7), retains the MSB state. If bit TEIE in SCR3

is set to 1 at this time, a TEI request is made.

After transmission ends, the SCK pin is fixed at the high level.

Note: Transmission is not possible if an error flag (OER, FER, or PER) that indicates the data

reception status is set to 1. Check that these error flags are all cleared to 0 before a

transmit operation.

Figure 10.17 shows an example of the operation when transmitting in synchronous mode.

Figure 10.17 Example of Operation when Transmitting in Synchronous Mode

Rev. 6.00 Aug 04, 2006 page 392 of 680

REJ09B0145-0600

TDRE cleared

Data written