Table of Contents
Advertisement
8.3
Port 2
8.3.1
Overview
Port 2 is an 8-bit I/O port. Figure 8.2 shows its pin configuration.
In the F-ZTAT version, the on-chip pull-up MOS for pin P2
off and normal operation resumes after the reset is cleared. The pull-up MOS is controlled by
hardware; it cannot be manipulated by a user program. This should be considered when making
connections to external circuitry. Note that the mask ROM and ZTAT versions do not have this
function.
8.3.2
Register Configuration and Description
Table 8.5 shows the port 2 register configuration.
Table 8.5
Port 2 Registers
Name
Port data register 2
Port control register 2
Port mode register 2
Port mode register 4
Note:
* H'58 in the H8/38347 Group and H8/38447 Group.
Port 2
Figure 8.2 Port 2 Pin Configuration
Abbr.
R/W
PDR2
R/W
PCR2
W
PMR2
R/W
PMR4
R/W
is on during the reset period. It turns
4
P2
7
P2
6
P2
5
P2
4
P2
3
P2
/SO
2
1
P2
/SI
1
1
P2
/SCK
0
1
Initial Value
H'00
H'00
H'D8*
H'00
Rev. 6.00 Aug 04, 2006 page 213 of 680
Section 8 I/O Ports
Address
H'FFD5
H'FFE5
H'FFC9
H'FFCB
REJ09B0145-0600
Advertisement
Table of Contents
