Renesas H8/3847R Series Hardware Manual page 144

8-bit single-chip microcomputer super low power
Table of Contents

Advertisement

Section 3 Exception Handling
6. Wakeup Interrupt Request Register (IWPR)
Bit
7
IWPF7
Initial value
0
R/(W) *
Read/Write
Note:
* All bits can only be written with 0, for flag clearing.
IWPR is an 8-bit read/write register containing wakeup interrupt request flags. When one of pins
WKP
to WKP
is designated for wakeup input and a rising or falling edge is input at that pin, the
7
0
corresponding flag in IWPR is set to 1. A flag is not cleared automatically when the
corresponding interrupt is accepted. Flags must be cleared by writing 0.
Bits 7 to 0: Wakeup interrupt request flags (IWPF7 to IWPF0)
Bit n
IWPFn
Description
0
Clearing condition:
When IWPFn= 1, it is cleared by writing 0
1
Setting condition:
When pin WKPn is designated for wakeup input and a rising or falling edge is input
at that pin
7. Wakeup Edge Select Register (WEGR)
Bit
7
WKEGS7
Initial value
0
Read/Write
R/W
WEGR is an 8-bit read/write register that specifies rising or falling edge sensing for pins WKPn.
WEGR is initialized to H'00 by a reset.
Rev. 6.00 Aug 04, 2006 page 106 of 680
REJ09B0145-0600
6
5
IWPF6
IWPF5
IWPF4
0
0
R/(W) *
R/(W) *
R/(W) *
6
5
WKEGS6
WKEGS5
WKEGS4
0
0
R/W
R/W
4
3
2
IWPF3
IWPF2
0
0
0
R/(W) *
R/(W) *
4
3
2
WKEGS3
WKEGS2
0
0
0
R/W
R/W
R/W
1
0
IWPF1
IWPF0
0
0
R/(W) *
R/(W) *
(initial value)
(n = 7 to 0)
1
0
WKEGS1
WKEGS0
0
0
R/W
R/W

Advertisement

Table of Contents
loading

Table of Contents