Figure 10.15 Data Format In Synchronous Communication - Renesas H8/3847R Series Hardware Manual

8-bit single-chip microcomputer super low power
Table of Contents

Advertisement

a. Data transfer format
The general data transfer format in synchronous communication is shown in figure 10.15.
*
Serial
clock
LSB
Serial
Bit 0
data
Don't
care
Note: * High level except in continuous transmission/reception

Figure 10.15 Data Format in Synchronous Communication

In synchronous communication, data on the communication line is output from one falling edge of
the serial clock until the next falling edge. Data confirmation is guaranteed at the rising edge of
the serial clock.
One transfer data character begins with the LSB and ends with the MSB. After output of the
MSB, the communication line retains the MSB state.
When receiving in synchronous mode, SCI3 latches receive data at the rising edge of the serial
clock.
The data transfer format uses a fixed 8-bit data length.
Parity and multiprocessor bits cannot be added.
b. Clock
Either an internal clock generated by the baud rate generator or an external clock input at the
SCK
pin can be selected as the SCI3 serial clock. The selection is made by means of bit COM in
3x
SMR and bits CKE1 and CKE0 in SCR3. See table 10.12 for details on clock source selection.
When SCI3 operates on an internal clock, the serial clock is output at the SCK
of the serial clock are output in transmission or reception of one character, and when SCI
transmitting or receiving, the clock is fixed at the high level.
Bit 1
Bit 2
Bit 3
8 bits
One transfer data unit (character or frame)
Section 10 Serial Communication Interface
Bit 4
Bit 5
Bit 6
Rev. 6.00 Aug 04, 2006 page 389 of 680
*
MSB
Bit 7
Don't
care
pin. Eight pulses
3x
is not
3
REJ09B0145-0600

Advertisement

Table of Contents
loading

Table of Contents