Table of Contents
Advertisement
Registers
14.7.11.21 CM_ALWON_GPIO_0_CLKCTRL Register
The CM_ALWON_GPIO_0_CLKCTRL register manages the GPIO_0 clocks. It is shown and described
in the figure and table below.
31
Reserved
R-0
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 14-116. CM_ALWON_GPIO_0_CLKCTRL Register Field Descriptions
Bit
Field
31-18
Reserved
17-16
IDLEST
15-9
Reserved
8
OPTFCLKEN_DBCLK
7-2
Reserved
1-0
MODULEMODE
1498
Power, Reset, and Clock Management (PRCM) Module
Preliminary
Figure 14-101. CM_ALWON_GPIO_0_CLKCTRL Register
18 17
16 15
IDLEST
Reserved
R-3h
R-0
Value
Description
0
Reserved
Module idle status.
0
Module is fully functional, including OCP
1h
Module is performing transition: wakeup, or sleep, or sleep abortion
2h
Module is in Idle mode (only OCP part). It is functional if using separate
functional clock
3h
Module is disabled and cannot be accessed
0
Reserved
Optional functional clock control.
0
Optional functional clock is disabled
1
Optional functional clock is enabled
0
Reserved
Control the way mandatory clocks are managed.
0
Module is disabled by software. Any OCP access to module results in an
error, except if resulting from a module wakeup (asynchronous wakeup).
1h
Reserved
2h
Module is explicitly enabled. Interface clock (if not used for functions) may
be gated according to the clock domain state. Functional clocks are
guarantied to stay present. As long as in this configuration, power domain
sleep transition cannot happen.
3h
Reserved
© 2011, Texas Instruments Incorporated
9
8
7
OPTFCLKEN_DBCLK
R/W-0
www.ti.com
2
1
Reserved
MODULEMODE
R-0
R/W-0
SPRUGX9 – 15 April 2011
Submit Documentation Feedback
0
Advertisement
Table of Contents
