Texas Instruments SimpleLink CC2620 Technical Reference Manual page 1257

www.ti.com
17.7.3.13 VECFLAGS Register (Offset = 34h) [reset = 0h]
VECFLAGS is shown in
Vector Flags
If a vector flag has been set and AUX_SCE is sleeping, it will wake up and execute the vector. If multiple
vectors have been set, the one with the lowest index will execute first, and the next after returning to
sleep.
During execution of a vector, the flag must be cleared, by writing a 1 to the corresponding bit in
VECFLAGSCLR.
31 30
23 22
15 14
7 6
RESERVED
Bit Field
31-4 RESERVED
3 VEC3
2 VEC2
1 VEC1
0 VEC0
SWCU117C – February 2015 – Revised September 2015
Submit Documentation Feedback
Figure 17-33 and described in
Figure 17-33. VECFLAGS Register
29 28
21 20
13 12
5 4
R-0h
Table 17-54. VECFLAGS Register Field Descriptions
Type Reset
R 0h
R/W0C 0h
R/W0C 0h
R/W0C 0h
R/W0C 0h
Copyright © 2015, Texas Instruments Incorporated
Table 17-54.
27
RESERVED
R-0h
19
RESERVED
R-0h
11
RESERVED
R-0h
3
VEC3 VEC2
R/W0C-0h R/W0C-0h
Description
Software must not rely on the value of a reserved. Writing any other
value than the reset value may result in undefined behavior.
The vector flag is set if the edge selected VECCFG1.VEC3_POL
occurs on the event selected in VECCFG1.VEC3_EV.
The flag is cleared by writing a 0 to this bit, or (preferably) a 1 to
VECFLAGSCLR.VEC3.
The vector flag is set if the edge selected VECCFG1.VEC2_POL
occurs on the event selected in VECCFG1.VEC2_EV.
The flag is cleared by writing a 0 to this bit, or (preferably) a 1 to
VECFLAGSCLR.VEC2.
The vector flag is set if the edge selected VECCFG0.VEC1_POL
occurs on the event selected in VECCFG0.VEC1_EV.
The flag is cleared by writing a 0 to this bit, or (preferably) a 1 to
VECFLAGSCLR.VEC1.
The vector flag is set if the edge selected VECCFG0.VEC0_POL
occurs on the event selected in VECCFG0.VEC0_EV.
The flag is cleared by writing a 0 to this bit, or (preferably) a 1 to
VECFLAGSCLR.VEC0.
AUX – Sensor Controller with Digital and Analog Peripherals
AUX – Sensor Controller Registers
26 25
18 17
10 9
2 1
VEC1
R/W0C-0h
24
16
8
0
VEC0
R/W0C-0h
1257