Texas Instruments SimpleLink CC2620 Technical Reference Manual page 1402

Functional Description
Figure 21-9. Master TRANSMIT With Repeated Start Condition
Idle
Write slave
address to
I2C_MSA
Sequence may be
omitted in a
single master
Write data to
system.
I2C_MDR
Read I2C_MSTAT
BUSY bit = 0?
No
Yes
Write 0 J 011 to
I2C_MCTRL
Error service
Idle
1402
Inter-Integrated Circuit (I
Write 0 J 001 to
I2C_MCTRL
No
Yes
ERR bit = 0?
2
C) Interface
Copyright © 2015, Texas Instruments Incorporated
Read I2C_MSTAT
No
BUSY bit = 0?
Yes
ERR bit = 0?
No
Yes
Write data to
I2C_MDR
No
Index = n?
Yes
Write 0 J 101 to
I2C_MCTRL
Read I2C_MSTAT
Yes
BUSY bit = 0?
No
SWCU117C – February 2015 – Revised September 2015
www.ti.com
ARBLST bit = 1?
No
Write 0 J 100 to
Yes
I2C_MCTRL
Error serivce
Idle
Submit Documentation Feedback