Texas Instruments SimpleLink CC2620 Technical Reference Manual page 1387

www.ti.com
20.7.1.4 SR Register (Offset = Ch) [reset = 3h]
SR is shown in Figure 20-16
Status
31 30 29 28
15 14 13 12
Bit Field
31-5 RESERVED
4 BSY
3 RFF
2 RNE
1 TNF
0 TFE
SWCU117C – February 2015 – Revised September 2015
Submit Documentation Feedback
and described in Table
Figure 20-16. SR Register
27 26 25 24
RESERVED
R-0h
11 10 9 8
RESERVED
R-0h
Table 20-6. SR Register Field Descriptions
Type Reset
R 0h
R 0h
R 0h
R 0h
R 1h
R 1h
Copyright © 2015, Texas Instruments Incorporated
20-6.
23 22 21 20
7 6 5 4
BSY
R-0h
Description
Software must not rely on the value of a reserved. Writing any other
value than the reset value may result in undefined behavior.
Serial interface busy:
0: SSI is idle.
1: SSI is currently transmitting and/or receiving a frame or the
transmit FIFO is not empty.
Receive FIFO full:
0: Receive FIFO is not full.
1: Receive FIFO is full.
Receive FIFO not empty
0: Receive FIFO is empty.
1: Receive FIFO is not empty.
Transmit FIFO not full:
0: Transmit FIFO is full.
1: Transmit FIFO is not full.
Transmit FIFO empty:
0: Transmit FIFO is not empty.
1: Transmit FIFO is empty.
Synchronous Serial Interface (SSI)
SSI Registers
19 18 17 16
3 2 1 0
RFF RNE TNF TFE
R-0h R-0h R-1h R-1h
1387