Table of Contents
Advertisement
S3C2500B
17
17.1 OVERVIEW
The timer has six 32-bit timers and one watchdog timer. Six 32-bit timers have Timer Mode register (TMOD)
which is used to control the operation of the six 32-bit timers, Timer Data registers (TDATAn) which are data
registers for counting, Timer Counts registers (TCNTn) which are count value registers, and Timer Interrupt Clear
register (TIC) which is used to clear the current interrupt. These timers can operate in interval mode or in toggle
mode. The output signals are TOUTn. The user can enable or disable timers by setting control bits in Timer Mode
register (TMOD). An interrupt request is generated whenever a timer count-out (down count) occurs. Watchdog
Timer (WDT) has Watchdog Timer register (WDT), which has control bits and data value.
17.2 FEATURE
•
6 Programmable Timers
•
Interval Mode or Toggle Mode Operation
•
Hardware Watchdog Timer
32-BIT TIMERS
32-BIT TIMERS
17-1
Advertisement
Table of Contents
