Table of Contents
Advertisement
S3C2500B
SDRAM
Technology
2M × 8
16M-bit
1M × 16
8M × 8
64M-bit
4M × 16
16M × 8
128M-bit
8M × 16
32M × 8
256M-bit
16M × 16
SDRAM
Technology
2M × 8
16M-bit
1M × 16
8M × 8
64M-bit
4M × 16
16M × 8
128M-bit
8M × 16
32M × 8
256M-bit
16M × 16
NOTE: AP: Auto precharge (enable and disable auto precharge function are controlled by this bit).
At precharge command this bit controls the all bank or specified bank to be precharged.
Shaded numbers: leaf selection bits.
*: unused bits
Table 5-22. SDRAM address mapping of 16-bit external bus
14
13
12
11
*
20
*
*
*
20
*
*
21
20
*
*
21
20
*
*
21
20
*
*
21
20
*
*
21
20
*
*
21
20
*
*
14
13
12
11
*
20
*
*
*
20
*
*
21
20
*
22
21
20
*
22
21
20
*
22
21
20
*
22
21
20
23
22
21
20
23
22
Column Address (AddrOut[14:0])
10
9
8
7
AP
*
21
8
*
*
8
*
23
8
*
*
8
24
23
8
*
23
8
25
24
8
*
24
8
Row Address (AddrOut[14:0])
10
9
8
7
19
18
17
16
19
18
17
16
19
18
17
16
19
18
17
16
19
18
17
16
19
18
17
16
19
18
17
16
19
18
17
16
MEMORY CONTROLLER
6
5
4
3
7
6
5
4
7
6
5
4
7
6
5
4
7
6
5
4
7
6
5
4
7
6
5
4
7
6
5
4
7
6
5
4
6
5
4
3
15
14
13
12
15
14
13
12
15
14
13
12
15
14
13
12
15
14
13
12
15
14
13
12
15
14
13
12
15
14
13
12
2
1
0
3
2
1
3
2
1
3
2
1
3
2
1
3
2
1
3
2
1
3
2
1
3
2
1
2
1
0
11
10
9
11
10
9
11
10
9
11
10
9
11
10
9
11
10
9
11
10
9
11
10
9
5-43
Advertisement
Table of Contents
