Hdlc Special Registers - Samsung S3C2500B User Manual

Table of Contents

Advertisement

HDLC CONTROLLER

8.7 HDLC SPECIAL REGISTERS

The HDLC special registers are defined as read-only or write-only registers according to the direction of
information flow. The addresses of these registers are shown in Table 8-4 and 8-5.
The transmitter FIFO register can be accessed using two different addresses, the frame terminate address and
the frame continue address. The functions of these addresses are discussed in detail in the FIFO section below.
Registers
HMODEA
0×F0100000
HCONA
0×F0100004
HSTATA
0×F0100008
HINTENA
0×F010000C
HTxFIFOCA
0×F0100010
(Frame Continue)
HTxFIFOTA
0×F0100014
(Frame Terminate)
HRxFIFOA
0×F0100018
HBRGTCA
0×F010001C
HPRMBA
0×F0100020
HSAR0A
0×F0100024
HSAR1A
0×F0100028
HSAR2A
0×F010002C
HSAR3A
0×F0100030
HMASKA
0×F0100034
HDMATxPTRA
0×F0100038
HDMARxPTRA
0×F010003C
HMFLRA
0×F0100040
HRBSRA
0×F0100044
HSYNCA
0xF0100048
TCONA
0xF010004C
HTXBDCNTA
0×F01000C0
HRXBDCNTA
0×F01000C4
HTXMAXBDCNTA
0×F01000C8
HRXMAXBDCNTA
0×F01000CC
8-24
Table 8-4. HDLC Channel A Special Registers
Address
R/W
R/W
R/W
R/W
R/W
W
W
R
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R
R
R/W
R/W
Description
HDLC mode register
HDLC control register
HDLC status register
HDLC interrupt enable register
HTxFIFO frame continue register
HTxFIFO frame terminate register
HRxFIFO entry register
HDLC BRG time constant register
HDLC preamble register
HDLC station address 0
HDLC station address 1
HDLC station address 2
HDLC station address 3
HDLC mask register
DMA Tx buffer descriptor pointer
DMA Rx buffer descriptor pointer
Maximum frame length register
Receive buffer size register
HDLC sync register
Transparent control register
Tx buffer descriptor count register
Rx buffer descriptor count register
Tx buffer descriptor maximum count
register
Rx buffer descriptor maximum count
register
S3C2500B
Reset Value
0×00000000
0×00000000
0×00000000
0×00000000
0×00000000
0×00000000
0×00000000
0×00000000
0×00000000
0×00000000
0×00000000
0×00000000
0×FFFFFFFF
0×FFFFFFFF
0×XXXX0000
0×XXXX0000
0×XXXXXX7E
0×XXXX0000
0×XXXXX000
0×XXXXX000
0×XXXXXFFF
0×XXXXXFFF

Advertisement

Table of Contents
loading

Table of Contents