Table of Contents
Advertisement
Figure
Number
3-30
3-31
3-32
3-33
3-34
3-35
3-36
3-37
3-38
3-39
3-40
3-41
3-42
3-43
3-44
3-45
3-46
3-47
3-48
4-1
4-2
4-3
4-4
4-5
4-6
5-1
5-2
5-3
5-4
5-5
5-6
5-7
5-8
5-9
5-10
5-11
5-12
5-13
xviii
xviii
List of Figures
Format 1................................................................................................................ 3-67
Format 2................................................................................................................ 3-68
Format 3................................................................................................................ 3-70
Format 4................................................................................................................ 3-71
Format 5................................................................................................................ 3-73
Format 6................................................................................................................ 3-76
Format 7................................................................................................................ 3-77
Format 8................................................................................................................ 3-79
Format 9................................................................................................................ 3-81
Format 10.............................................................................................................. 3-83
Format 11.............................................................................................................. 3-84
Format 12.............................................................................................................. 3-85
Format 13.............................................................................................................. 3-87
Format 14.............................................................................................................. 3-88
Format 15.............................................................................................................. 3-90
Format 16.............................................................................................................. 3-91
Format 17.............................................................................................................. 3-93
Format 18.............................................................................................................. 3-94
Format 19.............................................................................................................. 3-95
S3C2500B Address map after resest ..................................................................... 4-2
External Address Bus Diagram .............................................................................. 4-4
Priority Groups of S3C2500B................................................................................. 4-5
AHB Programmable Priority Registers ................................................................... 4-6
Shows the Clock Generation Logic of the S3C2500B............................................. 4-14
Divided System Clock Timing Diagram.................................................................. 4-19
Memory Bank Address map................................................................................... 5-4
Memory Controller Bus Signals.............................................................................. 5-6
8-bit ROM, SRAM and Flash Basic Connection ..................................................... 5-14
8-bit ROM, SRAM and Flash Basic Connection (8-bit Memory x 2)........................ 5-15
16-bit SRAM Basic Connection.............................................................................. 5-16
16-bit ROM and Flash Basic Connection ............................................................... 5-17
16-bit ROM Basic Connection 2............................................................................. 5-18
16-bit SRAM Basic Connection 2........................................................................... 5-19
ROM & SRAM with Muxed Address & Data Bus Connection.................................. 5-20
BnCON.................................................................................................................. 5-22
Bank n Control (BnCON) Register Configuration.................................................... 5-24
Muxed Bus Control (MUXBCON) Register Configuration ....................................... 5-26
Wait Control (WAITCON) Register Configuration .................................................. 5-28
(Continued)
Title
S3C2500B RISC MICROCONTROLLER
Page
Number
Advertisement
Table of Contents
