Samsung S3C2500B User Manual page 23

Table of Contents

Advertisement

Figure
Number
12-1
12-2
12-3
12-4
12-5
12-6
12-7
12-8
12-9
12-10
12-11
12-12
12-13
12-14
13-1
13-2
13-3
13-4
13-5
13-6
13-7
13-8
13-9
13-10
13-11
13-12
13-13
13-14
13-15
14-1
14-2
14-3
14-4
14-5
14-6
14-7
14-8
14-9
14-10
xxii
xxii
List of Figures
GDMA Controller Block Diagram ........................................................................... 12-2
GDMA Programmable Priority Registers................................................................ 12-5
GDMA Control Register ......................................................................................... 12-11
GDMA Source/Destination Address Register ......................................................... 12-12
GDMA Transfer Count Register ............................................................................. 12-13
GDMA Run Enable Register .................................................................................. 12-14
GDMA Interrupt Pending Register.......................................................................... 12-15
External GDMA Requests (Single Mode) ............................................................... 12-18
External GDMA Requests (Block Mode) ................................................................ 12-18
External GDMA Requests Detailed Timing ............................................................ 12-19
Single and One Data Burst Mode Timing............................................................... 12-20
Single and Four Data Burst Mode Timing .............................................................. 12-21
Block and One Data Burst Mode Timing ................................................................ 12-22
Block and Four Data Burst Timing ......................................................................... 12-23
Console UART Block Diagram............................................................................... 13-2
Console UART Control Register ............................................................................ 13-6
Console UART Control Register ............................................................................ 13-7
Console UART Status Register.............................................................................. 13-10
Console UART Interrupt Enable Register............................................................... 13-12
Console UART Transmit Data Register.................................................................. 13-13
Console UART Receive Data Register................................................................... 13-14
Console UART Baud Rate Divisor Register ........................................................... 13-15
Console UART Baud Rate Generator (BRG).......................................................... 13-16
Console UART Control Character 1 Register ......................................................... 13-17
Console UART Control Character 2 Register ......................................................... 13-17
Interrupt-Based Serial I/O Transmit and Receive Timing Diagram ......................... 13-18
Serial I/O Frame Timing Diagram (Normal Console UART) ................................... 13-19
Infra-Red Transmit Mode Frame Timing Diagram.................................................. 13-19
Infra-Red Receive Mode Frame Timing Diagram................................................... 13-20
High-Speed UART Block Diagram ......................................................................... 14-2
High-Speed UART Control Register....................................................................... 14-7
High-Speed UART Status Register ........................................................................ 14-12
High-Speed UART Interrupt Enable Register ......................................................... 14-15
High-Speed UART Transmit Buffer Register.......................................................... 14-16
High-Speed UART Receive Buffer Register........................................................... 14-17
High-Speed UART Baud Rate Divisor Register...................................................... 14-18
High-Speed UART Baud Rate Generator (BRG).................................................... 14-19
High-Speed UART Control Character 1 Register.................................................... 14-20
High-Speed UART Control Character 2 Register.................................................... 14-21
(Continued)
Title
S3C2500B RISC MICROCONTROLLER
Page
Number

Advertisement

Table of Contents
loading

Table of Contents