Samsung S3C2500B User Manual page 268

Table of Contents

Advertisement

MEMORY CONTROLLER
HCLKO
nRCS
nSDWE
tADDRd
ADDR
DATA
5-32
tRCSd
tACS
tCOS
tnSDWEd
tDATAd
TACC = 0x5 (5 cycles)
TCOH = 0x1 (1 cycle)
Figure 5-17. Write Timing Diagram 2
tACC
tCOH
tnSDWEh
Addr
tDATAh
Data
TCOS = 0x1 (1 cycle)
TACS = 0x1 (1 cycle)
S3C2500B
tRCSh
tADDRh

Advertisement

Table of Contents
loading

Table of Contents