Table of Contents
Advertisement
32-BIT TIMERS
Table 17-6. Watchdog Timer Timeout Value (WDTVAL, X: Don't Care)
17
16
15
14
13
0
0
0
0
0
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
1
X
X
X
1
0
X
X
1
0
0
X
1
0
0
0
1
0
0
0
0
17-10
(When watchdog timer operates at 133 MHz)
12
11
10
9
8
0
0
0
0
0
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
1
X
X
X
1
0
X
X
1
0
0
X
1
0
0
0
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
7
6
5
4
3
0
0
0
0
0
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
1
X
X
X
1
0
X
X
1
0
0
X
1
0
0
0
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
2
1
0
Count (N x 7.5ns)
0
0
0
No Operation
09
X
X
1
2
(3.8us)
12
X
1
0
2
(30.7us)
15
1
0
0
2
(245.8us)
16
0
0
0
2
(491.5us)
17
0
0
0
2
(983.0us)
18
0
0
0
2
(1.97ms)
19
0
0
0
2
(3.93ms)
20
0
0
0
2
(7.86ms)
21
0
0
0
2
(15.72ms)
22
0
0
0
2
(31.45ms)
23
0
0
0
2
(62.91ms)
24
0
0
0
2
(125.82ms)
25
0
0
0
2
(251.65ms)
26
0
0
0
2
(503.31ms)
27
0
0
0
2
(1.00s)
28
0
0
0
2
(2.01s)
29
0
0
0
2
(4.02s)
30
0
0
0
2
(8.05s)
S3C2500B
Advertisement
Table of Contents
