Samsung S3C2500B User Manual page 327

S3C2500B
7.4.1.3 BDMA Transmit Buffer Descriptor Start Address Register
Registers Address
BDMATXDPTRA 0xF00A0008
BDMATXDPTRB 0xF00C0008
Table 7-9. BDMA Transmit Buffer descriptor Start Address Register Description
Bit Number
[31:0] BDMA transmit buffer
descriptor start address
7.4.1.4 BDMA Receive Buffer Descriptor Start Address Register
Registers Address
BDMARXDPTRA 0xF00A000C
BDMARXDPTRB 0xF00C000C
Table 7-11. BDMA Receive Buffer Descriptor Start Address Register Description
Bit Number
[31:0] BDMA receive buffer
descriptor start address
Table 7-8. BDMATXDPTR Register
R/W
R/W
R/W
Bit Name
The BDMA transmit buffer descriptor start address register
contains the address of the first buffer descriptor on the frame to
be sent.
Table 7-10. BDMARXDPTR Register
R/W
R/W
R/W
Bit Name
The BDMA receive buffer descriptor start address register
contains the address of the first buffer descriptor on the frame to
be saved.
Description
BDMA Tx buffer descriptor base register
BDMA Tx buffer descriptor base register
Description
Description
BDMA Rx buffer descriptor base register
BDMA Rx buffer descriptor base register
Description
ETHERNET CONTROLLER
Reset Value
0x00000000
0x00000000
Reset Value
0x00000000
0x00000000
7-17