Table of Contents
Advertisement
S3C2500B
HCLKO
nRCS
tACS
nSDWE
ADDR
tADDRd
DATA
nEWAIT
/nReady
tRCSd
tCOS
tnSDWEd
tDATAd
TACC = 0x5 (5 cycles)
TCOH = 0x0 (0 cycle)
EWAITEN = 1 (Enable)
Figure 5-22. Write Timing Diagram (nREADY)
tACC
Addr
Data
TCOS = 0x1 (1 cycle)
TACS = 0x1 (1 cycle)
NREADY = 1 (nReady)
MEMORY CONTROLLER
tRCSh
tnSDWEh
tDATAh
tADDRh
tnWAITd
tnWAITh
5-37
Advertisement
Table of Contents
