Table of Contents
Advertisement
MEMORY CONTROLLER
HCLKO
nRCS
tACS
nSDWE
ADDR
tADDRd
DATA
nEWAIT
/nReady
5-36
tRCSd
tCOS
tnSDWEd
tDATAd
tnWAITd
TACC = 0x5 (5 cycles)
TCOH = 0x0 (0 cycle)
EWAITEN = 1 (Enable)
Figure 5-21. Write Timing Diagram (nEWAIT)
tACC
Addr
Data
TCOS = 0x1 (1 cycle)
TACS = 0x1 (1 cycle)
tRCSh
tnSDWEh
tDATAh
tADDRh
tnWAITh
S3C2500B
Advertisement
Table of Contents
