Texas Instruments TMS320C6A816 Series Technical Reference Manual page 352

C6-integra dsp+arm processors
Table of Contents

Advertisement

Architecture
2.2.2.2.6 A Sub-tile is a 128-bit Address Space
A 1KB tile is further decomposed into 64 sub-tiles, each sized 128 bits. The sub-tile structure is such that
it balances accesses in two-dimensional modes, thus improving SDRAM access efficiency.
Furthermore, using Sub-tile pairing, the interlaced accesses to the tiled data can be improved. A Sub-tile
is defined as follows:
1. An 8-bit sub-tile
8-bit tiled mode, the TILER container is a 16384 × 8192 2D array of 8-bit elements.
2. A 16-bit sub-tile
16-bit tiled mode, the TILER container is a 16384 × 4096 2D array of 16-bit elements.
3. A 32-bit tiled
(Figure
tiled mode, the TILER container is an 8192 × 4096 2D array of 32-bit elements.
D
D
0,0
1,0
D
D
0,1
1,1
D
D
0,2
1,2
D
D
0,3
1,3
Even column sub-tile
y
D
x,y
D
D
0,0
1,0
D
D
0,1
1,1
Even column sub-tile
y
D
x,y
352
DMM/TILER
Preliminary
(Figure
2-19) is defined as an array of four horizontal lines of four 8-bit data. Thus, in
(Figure
2-20) is defined as an array of two horizontal lines of four 16-bit data. Thus, in
2-21) mode as an array of two horizontal lines of two 32-bit data. Thus, in 32-bit
Figure 2-19. 8-bit Sub-tile
D
D
2,0
3,0
D
D
2,1
3,1
S
1,0
D
D
2,2
3,2
D
D
2,3
3,3
D
D
D
D
4,4
5,4
6,4
7,4
D
D
D
D
4,5
5,5
6,5
7,5
S
0,1
D
D
D
D
4,6
5,6
6,6
7,6
D
D
D
D
4,7
5,7
6,7
7,7
Odd
column sub-tile
Container view
S
Sub-tile
8-bit data
x,y
Figure 2-20. 16-bit Sub-tile
D
D
2,0
3,0
S
1,0
D
D
2,1
3,1
D
D
D
D
4,2
5,2
6,2
7,2
S
0,1
D
D
D
D
4,3
5,3
6,3
7,3
S
S
0,2
1,2
S
S
0,3
1,3
Odd
column sub-tile
Container view
S
Sub-tile
16-bit data
x,y
© 2011, Texas Instruments Incorporated
32 bit
x
D
D
D
0,0
1,0
D
D
D
0,2
1,2
S
2,0
D
D
D
0,1
1,1
D
D
D
0,3
1,3
D
D
D
4,7
5,7
D
D
D
4,5
5,5
S
2,1
D
D
D
4,6
5,6
D
D
D
4,4
5,4
Increasing addresses
Memory view
Data mapping
32 bit
x
S
D
2,0
0,0
D
2,0
D
0,1
S
D
2,1
2,1
S
D
2,2
4,3
D
6,3
D
4,2
S
D
2,3
6,2
Increasing addresses
Memory view
Data mapping
www.ti.com
D
2,0
3,0
D
2,2
3,2
S
0,0
D
2,1
3,1
D
2,3
3,3
D
6,7
7,7
D
6,5
7,5
S
1,1
D
6,6
7,6
D
6,4
7,4
D
1,0
D
3,0
S
0,0
D
1,1
D
3,1
D
5,3
D
7,3
S
1,1
D
5,2
D
7,2
SPRUGX9 – 15 April 2011
Submit Documentation Feedback

Advertisement

Table of Contents
loading

Table of Contents